

Replacement Sheet

1/29




FIG. 1




FIG. 2




FIG. 3

4/29




FIG. 4

Replacement Sheet

5/29




FIG. 5




FIG. 6

7/29




FIG. 7

8/29




FIG. 8




FIG. 9




FIG. 10




FIG. 11

11/29




FIG. 12

Replacement Sheet

12/29




FIG. 13

Replacement Sheet

13/29




FIG. 14

Replacement Sheet

14/29




FIG. 15




FIG. 16





FIG. 17






FIG. 18



Note: All logic clocked on bufrefclk unless otherwise indicated

FIG. 19




FIG. 20




FIG. 21
(Prior Art)

Replacement Sheet

20/29




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26
(Prior Art)




FIG. 27




FIG. 28

Replacement Sheet

24/29




FIG. 29




FIG. 30




FIG. 31

Replacement Sheet

25/29




FIG. 32

Replacement Sheet

26/29




FIG. 33




FIG. 34

Replacement Sheet

27/29

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PrID6	PrID5	PrID4	PrID3	PrID2	PrID1	PrID0	R/*W 0 = write 1 = read

FIG. 35




FIG. 36




FIG. 37

Replacement Sheet

29/29




FIG. 38




FIG. 39